Materials stability, band alignment and defects in post-Si CMOS nanoelectronics

L. Yu, T. Feng, H.D. Lee, A. Wan, O. Celik,
S. Rangan, D. Mastrogiovanni, R. Bartynski,
L. Feldman, T. Gustafsson and <u>E. Garfunkel</u> Departments of Physics and Chemistry Rutgers University, Piscataway, NJ

Collaborators:

GERS

Vanderbilt team; Sematech team - Bersuker, et al.

plus researchers at NIST, NCSU, Stanford, IMEC, UT-A, UT-D, Penn State, UAlbany, UCSB, UCSD, IBM, Intel, AMAT, TI, Freescale...

Support: Vanderbilt MURI (AFOSR) and SRC

Vanderbilt MURI 2009

One vision of the CMOS roadmap (from Sematech)



Alternative Channel Materials

 Mobility improves by straining Si, but CMOS scaling would benefit from yet higher mobility....try other semiconductors.

GERS

- A key challenge for alternative channel materials is passivation – need low interface and bulk defect concentration.
- Need high I_{on}/I_{off} ratio, appropriate integration, high thermal stability, appropriate band alignment with no E_f pinning, etc.
- Ge and SiGe studied for years for CMOS; now III-Vs as well.
 - InGaAs-on-insulator: NFET (surface channel)



• Ge-on-Insulator: PFET (surface channel)

RUTGERS

Motivation: Help develop a fundamental understanding and control of radiation induced defects in future CMOS materials.

Rutgers team uses high resolution characterization tools to:

- Determine composition, structure and electronic properties of gate stacks that use new (post-Si) materials
- Help determine physical and chemical nature of pre-existing and radiation induced defects

Experimental studies of high-k on III-V and other substrates:

- Composition and depth profiling XPS, MEIS, RBS, SPM...
- Electronic structure PES, IPE, optical and electrical methods
- Surface/interface passivation chemistry and relation to defects

CMOS gate stack activities

- Ion scattering MEIS, RBS
- Electronic structure XPS, UPS, Inverse PES, Internal PES
- Substrates: Si, SiGe, Ge, GaAs, InGaAs
- Etching chemistry and roughness
- Defects intrinsic, process induced, radiation induced
- Electrical CV, IV

GERS

- Film initiation and growth (esp. for ALD growth)
- Film stoichiometry and thickness for multilayer structures
- Microscopy TEM, SEM, AFM....
- Influence of interface layers (diffusion barrier, growth initiator, work function engineering)
- Metal gate/high-ĸ dielectric film and interface stability
- Diffusion/atomic mobility (O, Si, N, metal, etc...)
- Epitaxial oxides and higher-K e.g. STO/Si, La compounds

MEIS (Medium Energy Ion Scattering)

Low-energy version of RBS with high depth resolution (~ 3 Å vs. ~100 Å)

UTGERS









GERS

Gate metal effects on chemical stability of dielectrics Metal as source or sink for oxygen and hydrogen



Interface reduction (self-cleaning) during growth and processing

"Self-cleaning" during ALD growth is a phrase that described the concomitant reduction and removal of surface oxides from a substrate during the ALD process. It has been observed by several groups (P.D. Ye et. al., APL, 83, 180; M. Frank et. al., APL, 86, 152904; C. Hinkle et. al., APL, 92, 071901).



C.H. Chang et. al. (APL, 89, 242911)

• Some issues regarding "self-cleaning":

GERS

- 1. When does it occur? At the very first introduction of precursor or continuously through the growth?
- 2. Where do the surface chemical species go? Desorb or incorporate into the dielectric or substrate?
- 3. Can it help us prepare optimal gate stacks?
- 4. No detailed structural data reported regarding "self-cleaning".

Native oxide reduction after 1 TMA pulse



GERS

- The O content in the Al oxide layer is 3.5 (×10¹⁵at./cm²), similar to the O decrease in the native oxide layer, 3.0 (= 4.6-1.6) → O atoms from the native oxide layer form the Al oxide (the *only* oxygen source).
- The (Ga+As) density in the native oxide layer is reduced from (2.0+0.9) to (1.6+0.24) → desorption of Ga and As.

Areal density (× 10¹⁵ at./cm²)

			Preheated	1 TMA
	Native oxide	Ga	2.0	1.6
		As	0.9	0.24
		0	4.6	1.6
ſ	Al oxide	0	n/a	3.5
		AI	n/a	2.0

Further native oxide reduction after 4 TMA pulses



 The O content in the native oxide layer decreases further, 1.6 to 1.1 → further reduction of native oxides.

Areal density (× 10¹⁵ at./cm²)

		Preheated	1 TMA	4 TMA
	Ga	2.0	1.6	1.4
Native	As	0.9	0.24	0.21
UNICE	0	4.6	1.6	1.1
AI	0	n/a	3.5	7.1
oxide	AI	n/a	2.0	4.1



Photoemission (XPS) during growth



GERS

After preheating: Conversion of As_2O_3 (46% decrease) to Ga_2O_3 (47% increase) (relative to as-received wafer).

The native oxides in the preheated samples consist of a mixture of As_2O_3 , As_2O_5 and Ga_2O_3 . The Ga:As ratio (~2:1) is close to the one from MEIS (2.3:1).

After 1 TMA pulse: Decrease of the As-O (~75%) and Ga-O (~16%) peak areas, consistent with MEIS.

After 4 TMA pulses: Further decrease of As-O below the XPS detection level (to a lesser extent also Ga-O) - confirms the MEIS result.



ITGERS

MEIS study of the growth rate of AI oxide



Linear Al oxide ALD growth after the 2nd cycle

Areal Density (10 ¹⁵ at/cm ²)
--

Cycle	0 (pre-heated	l) 1	2	5	10	50
Al	0	0.8	1.5	2.5	4.3	18.6
0	4.6	4.6	4.8	6.5	9.4	29.0

TGERS

• After self cleaning (2nd cycle) the Al oxide growth rate becomes slower.

Experimental methods to determine electronic structure

w/Bartynski

Electronic structure across multilayer stacks

Band alignment, "effective" work function, energy gap...

- Band edge energies determined in many ways elec. and optical spec.
- Can we use spectroscopies to (i) measure energies and LDOS more precisely, (ii) determine interface dipoles and band alignment, and (iii) use interface engineering to control effective work function...

Photoemission and inverse photoemission of HfO₂/SiO₂/Si

Single chamber

TGERS

UHV measurments

Gap determination

Substrate band edges determination

Band offsets

Band alignment determination by photoemission and inverse photoemission

GERS

	Gap	VBO	CBO	χ
Si	1.1			4.1
SiO ₂	8.9	4.5	3.3	1.3
HfO ₂	5.7	2.7	1.9	2.5
Hf _{0.7} Si _{0.3} O ₂	6.0	2.8	2.1	2.8
ZrO_2	5.5	2.7	1.7	2.7
Al ₂ O ₃	7.0	3.2	2.7	2.5

Direct experimental determination of crucial parameters:

Gap, VBO, CBO and χ

Band offsets of ultrathin high-k oxide films with Si, Bersch et al., Phys. Rev. B 78 (2008) 085114

RUTGERS

Fundamental understanding of band alignment (conduction band)

	l	Ru	Al		Ti	
Oxide	Expt	MIGS	Expt	MIGS	Expt	MIGS
HfO ₂	2.4	2.5	1.5	1.9	1.8	1.9
Hf _{0.7} Si _{0.3} O ₂	2.4	2.4	1.5	1.8	1.7	1.8
SiO ₂	3.8	3.9	3.4	3.0	3.1	3.0
Al_2O_3	3.0	2.7	2.0	2.0	2.4	2.0

Agreement between experimental CBO and MIGS-predicted CBO when no metal-induced interface oxide is present.

Band offsets of a ruthenium gate on ultrathin high-k oxide films on Si, Rangan et al., Phys. Rev. B 79 (2009) 075106

Aluminum gate interaction with ultrathin high-k oxide films on Si, Rangan et al., submitted APL

Band offsets of a Ti gate with ultrathin high-k oxide films on Si, Rangan et al., manuscript in preparation

Ge surface chemistry and electrical defects

IGERS

Band alignment of GaAs native oxide

On S-passivated III-V films E_f is partially pinned.

• After HfO₂ growth, much less pinning.

GERS

Conduction and valance band offsets agree with literature.

Improvement of band alignment with post-processing on Al₂O₃/GaAs

4 nm Al₂O₂ on n-GaAs(111) no anneal

4 nm Al₂O₃ on n-GaAs(100) no anneal 4 nm Al₂O₃ on n-GaAs(111) 600 C anneal

Post deposition anneal (PDA)
(a) 600°C in forming gas for ~
15 sec yields improved energy level alignment for both n-GaAs and p-GaAs

TGERS

• Valence band offset = 4.4 eV

Vormalized CPS (arb. units)

18

16 14 12

10

8

He II valence

5.6 eV

6

8

5.1 eV

Δ

-2

n

GERS

Estimating the interface state density from band alignment

- Change in barrier height $\Delta \phi$ vs change in work function $\Delta \Phi$
- Work function difference between n-GaAs and p-GaAs $\approx 1.4 \text{ eV}$
- Pinning parameter $S = \Delta \phi / \Delta \Phi$ has been proposed to be related to the interface state density at D($E_{\rm F}$) by:²⁻³

$$S = \frac{1}{[1 + (4\pi e^2/\varepsilon_i) D(E_F) \delta/A]}$$

- For no PDA 4nm Al₂O₃/GaAs, measured S = 0.3 eV/1.4 eV = 0.21 $D(E_{\rm E}) = 5.2 \times 10^{11} \,{\rm cm}^{-2} \,{\rm eV}^{-1}$
- For PDA 600°C 4nm $Al_2O_3/GaAs$, measured S = 1.0/1.4 = 0.71

$$D(E_{\rm F}) = 5.6 \text{ x } 10^{10} \text{ cm}^{-2} \text{eV}^{-1}$$

• Maximum S value given by empirical formula determined by the *optical* dielectric constant:⁴

• For Al₂O₃,
$$\varepsilon_{\infty} = 3.1$$
, S = 0.69
S = $\frac{1}{1 + 0.1 (\varepsilon_{\infty} - 1)^2}$

- 2. C. Tejedor, E. Louis, F. Flores, J. Phys. C 10, 2163 (1977).
- 3. W. Mönch, "Semiconductor surfaces and interfaces" 3rd edition, Springer, New York (2001)
- 4. J. Robertson and J. Falabretti, Mat. Sci. Eng. B 136, 267 (2006)

GERS

4.5 nm thick III-V MOSCAPs (effect of 500 °C PDA)

For thin oxide, PDA significantly improves freq. dispersion, assuming that the MOSCAP CV behavior is dominated by the interface quality

Comments on MOSCAP frequency dispersion

GERS

With improved annealing techniques, one should be able to minimize the bulk traps

Observation from experiments

- **1. Dispersion in accumulation capacitance**
- 2. Rise in inversion capacitance of individual CV curves
- **3.** Lateral shift in the CV curves; almost linear dispersion variation with respect to log(f)
- 4. Very slow "turn-on" or "stretch out" of CV
- 5. Almost linear dispersion variation with respect to log(f)

1 and 2 above can be attributed to interface states.

3, 4, 5 may be explained by the presence of bulk/border traps

Post-silicon CMOS take home messages:

• High-K dielectrics and metal gates are in product!

GERS

- Very good devices can and have been grown on Ge and III-Vs.
- Electrical properties a strong function of surface passivation.
- Favorable band alignment found for some passivation and film growth conditions. Fermi level pinning (of interface defects?) appears not critical if film grown properly.
- Oxides of Ge and III-V's less stable thermally and electrically relative to SiO₂; can be consumed during high-K growth.
- Tendency of high-K to be partially reduced by Si substrate or gate not present for Ge and III-V's.
- Metallization materials and processes strongly affect interface chemistry and electrical properties.
- Sulfur passivation of semicond. surface helps in some systems.
- Si monolayers at interface appear helpful in minimizing defects.

GERS

Recent MURI-related publications

- S. Rangan, et al; Aluminum gate interaction with ultrathin high-k oxide films on Si, accepted.
- H.D. Lee, et al; Reduction of native oxides on GaAs during atomic layer growth of Al_2O_3 , accepted.
- S. Rangan, et al; *Band offsets of a ruthenium gate on ultrathin high-κ oxide films on silicon*, Physical Review B **79**, 075106 (2009).
- E. Garfunkel, et al; *Defects in CMOS Gate Dielectrics*, Defects in Microelectronic Materials and Devices: Edited by D. Fleetwood, S. Pantelides, and R.D. Schrimpf, CRC Press 2008 Chapter 11, pp 341-358.
- E. Bersch, et al; *Band offsets of ultrathin high-к oxide films with Si*, Physical Review B 78, 085114 (2008).
- S. Rangan, et al, GeO_x interface layer reduction upon Al-gate deposition on a HfO_2 / GeO_x /Ge stack, Appl. Phys. Lett. 92, 172 (2008).
- C.L. Hsueh, et al; Effect of surface oxidation and sulfur-passivation on Ge based MOS capacitors.

These and other papers can be downloaded at: http://garf.rutgers.edu

RUTGERS

Future directions

- Focus further on III-V and Ge CMOS materials
 - Correlate defect generation rate with E_{gap} and e-h pair generation probability of semiconductor and metal layers adjoining dielectric
 - Correlate physical and electrical measurements of "intrinsic" and "radiation induced/enhanced" defects
 - Explore E_f pinning and relation to radiation induced defects
 - Monitor H/D concentration/profiles in post-silicon materials

• Si, Ge and III-V nanowire devices

• Radiation-induced defects in organic electronics, MEMS, graphenebased devices