

Single-Event Transient Pulse-Width Measurements in Advanced Technologies

Matthew Gadlage







1



O STATES AIR



Background

- What is a single event transient (SET)?
- Description of the SET Measurement Circuit
- Previous Results from 130 and 90 nm Bulk Processes

SET Measurements in a 180-nm FDSOI Process

- Experimental Results
- TCAD Simulations

Effect of Temperature on SET Pulse Widths


- Cold Temperature (130-nm bulk)
- Elevated Temperature (90-nm bulk, 130-nm bulk, & 180-nm SOI)
 - Comparison between Bulk and SOI
- Work in Progress
 - New SET Chip Designs
- Summary



Background


- What is a single event transient (SET)?
- Description of the SET Measurement Circuit
- Previous Results from 130 and 90 nm Bulk Processes
- SET Measurements in a 180-nm FDSOI Process
 - Experimental Results
 - TCAD Simulations
- Effect of Temperature on SET Pulse Widths
 - Cold Temperature (130-nm bulk)
 - Elevated Temperature (90-nm bulk, 130-nm bulk, & 180-nm SOI)
 - Comparison between Bulk and SOI
- Work in Progress
 - New SET Chip Designs
- Summary





SET Measurement Circuit






- Circuit measures SET pulse width in units of stage delay
 - Delay changes with technology (~20 ps for 65-nm, ~100 ps for 130-nm)
- Target circuit can consist of almost any combinational logic chain (inverters, NANDs, NORs, etc.)
- Structure has been successfully implemented in 130-nm bulk, 90-nm bulk, 180-nm FDSOI, and 150-nm FDSOI

Previous Work



- We have measured heavy ion, neutron, and alpha particle induced SET pulse widths in 130-nm and 90-nm bulk CMOS technologies
 - Narasimham et al., TNS Dec. 2007 (heavy ion)
 - Narasimham et al., *IRPS April 2008* (neutron and alpha)
 - Gadlage et al., *EDL June 2008* (alpha)





Background

- What is a single event transient (SET)?
- Description of the SET Measurement Circuit
- Previous Results from 130 and 90 nm Bulk Processes
- SET Measurements in a 180-nm FDSOI Process
 - Experimental Results
 - TCAD Simulations
- Effect of Temperature on SET Pulse Widths
 - Cold Temperature (130-nm bulk)
 - Elevated Temperature (90-nm bulk, 130-nm bulk, & 180-nm SOI)
 - Comparison between Bulk and SOI
- Work in Progress
 - New SET Chip Designs
- Summary

their 180-nm fully depleted

 Consists of two target circuits with 200 inverters each

• MIT Lincoln Lab has built the

SET measurement circuit on


One with body ties

One without body ties

- Smallest measurable SET is 70 ps
- Laser data were presented last year at NSREC (Gouker et al., TNS Dec. 2008)

8

SET Measurements in 180-nm FDSOI



Laser testing results from Gouker et al. showing how SET pulses broaden as they propagate through an


inverter chain in this fully depleted SOI technology.

Laser in center nmos location

40 inverters between


center of rows






of 69 MeV-cm²/mg

- Pulse broadening effects are greatly reduced with the body contact.
- •For the circuit with body ties, the average SET pulse width increases with LET.




 Cross section and measured pulse widths are significantly shorter for the body contacted inverters.



Vanderbilt Engineering



- A linear convolution of the known broadening rate (~4 ps/inverter) and the measured SET pulse width distribution was performed.
- The original (i.e. nonbroadened) SET distribution can then be obtained for the floating body circuit.




SET Pulse Width Distribution Analysis for an LET of 69 MeV-cm²/mg

A similar analysis can be performed on any SET measurement circuit where pulse broadening may be an issue.


180-nm FDSOI TCAD Results




- MIT Lincoln Lab has provided all the information needed to perform TCAD & mixed-mode simulations.
- Both the NMOS and PMOS devices have been calibrated to the transistor sizes used in our SET pulse width measuring circuit.
- Performed numerous simulations to help explain the heavy ion results.



Simulations showing that the presence of a body contact does not significantly change the generated SET pulse width.





Simulations illustrating the dependence of ion strike location on the SET pulse width.



Background

- What is a single event transient (SET)?
- Description of the SET Measurement Circuit
- Previous Results from 130 and 90 nm Bulk Processes

SET Measurements in a 180-nm FDSOI Process

- Experimental Results
- TCAD Simulations


• Effect of Temperature on SET Pulse Widths

- Cold Temperature (130-nm bulk)
- Elevated Temperature (90-nm bulk, 130-nm bulk, & 180-nm SOI)
 - Comparison between Bulk and SOI
- Work in Progress
 - New SET Chip Designs
- Summary

Cold Temperature Experiment (130-nm Bulk)




- Testing was performed with Xenon ions at Texas A&M with an LET (Linear Energy Transfer) of 40 MeV-cm²/mg on the 130-nm bulk circuit.
- The temperature of the IC was controlled using a Dewar designed (in collaboration with Georgia Tech) specifically for cold temperature radiation testing.
- Ion exposures were carried out at temperatures from -140° C to 20° C.






•SET pulse widths are measured in this circuit in units of a latch delay which changes with temperature.

•The heavy ion results show that the SET measurements in units of latches did not change with temperature.



Cold Temperature Experimental Results








•Testing was performed with Xenon ions at Texas A&M with an LET of 52 MeV-cm²/mg on the 90-nm bulk, 130-nm bulk, and 180-nm SOI circuits.

•The temperature of the IC was controlled through a resistive heater (attached to the package) and monitored by a resistive sensor.

•The floating body SOI circuit was also tested using a laser at NRL.



Picture of the setup at TAMU



Temp.	Average SET	Max. SET
25° C	520 ps	1030 ps
50° C	611 ps	1199 ps
100° C	633 ps	1320 ps

130-nm Bulk Heavy Ion (~100 SET events recorded at each temperature)

Temp.	Average SET	Max. SET
25° C	920 ps	1500 ps
50° C	970 ps	1600 ps
100° C	>1260 ps	>1900 ps


90-nm Bulk Heavy Ion (~350 SET events recorded at each temperature)

Both bulk processes show an increase in SET pulse width with temperature.

Temp.	Average SET	Max. SET
25° C	670 ps	980 ps
50° C	620 ps	980 ps
100° C	620 ps	1050 ps


180-nm SOI Heavy Ion

(~100 SET events recorded at each temperature)



TCAD Temperature Simulations






6/10/09



- TCAD simulations were performed in the 90-nm bulk process with the source and gate removed from the transistor.
- For the PMOS device, the SET width increased by 200 ps from 25° C to 100° C.
- For the diode, the increase in SET width was less than 90 ps.





Background

- What is a single event transient (SET)?
- Description of the SET Measurement Circuit
- Previous Results from 130 and 90 nm Bulk Processes

SET Measurements in a 180-nm FDSOI Process

- Experimental Results
- TCAD Simulations

Effect of Temperature on SET Pulse Widths

- Cold Temperature (130-nm bulk)
- Elevated Temperature (90-nm bulk, 130-nm bulk, & 180-nm SOI)
 - Comparison between Bulk and SOI
- Work in Progress
 - New SET Chip Designs
- Summary



• TI 45-nm

- 12 stage measurement circuit, ~90 ps per stage
- Target circuit = 1000 inverter chain
- 150-nm 3D FDSOI
 - Two SET measurement circuits on each of three layers
 - One circuit with body ties and one without
 - Target circuit consists of eight, 200 inverter chains OR'ed together.
 - Also included target circuit designs to differentiate between SETs originating from either NMOS or PMOS strikes

• 65-nm CMOS10SF

- Included 5 different target circuits
 - 1000 inverter chain w/ PMOS devices in separate wells
 - Inverter chain w/ PMOS devices in the same well
 - Small inverter chains OR'ed together
 - N-Hit circuit
 - P-Hit circuit



• TI 45-nm

- 12 stage measurement circuit, ~90 ps per stage
- Target circuit = 1000 inverter chain
- 150-nm 3D FDSOI
 - Two SET measurement circuits on each of three layers
 - One circuit with body ties and one without
 - Target circuit consists of eight, 200 inverter chains OR'ed together.
 - Also included target circuit designs to differentiate between SETs originating from either NMOS or PMOS strikes

65-nm CMOS10SF

- Included 5 different target circuits
 - 1000 inverter chain w/ PMOS devices in separate
 - Inverter chain w/ PMOS devices in the same well
 - Small inverter chains OR'ed together
 - N-Hit circuit
 - P-Hit circuit

In each of these designs, a separate large inverter chain has been included to look for pulse broadening effects.

Summary



- Performed heavy ion SET pulse width measurements and TCAD simulations in a 180-nm FDSOI process
 - The addition of body ties reduces the cross section and any pulse broadening effects.

Explored the effect of temperature on SET pulse widths

- SET pulse widths increased with temperature for the bulk processes and showed little change with temperature for the FDSOI process.
- The increase in SET width in the bulk processes can be attributed in part to the dependence of bipolar amplification on temperature.
- Created new SET measurement devices in a myriad of different technologies
 - Implemented numerous variations of target circuits